English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT
 
 
DownloadE-Mail
  Optimal Metastability-Containing Sorting Networks

Bund, J., Lenzen, C., & Medina, M. (2018). Optimal Metastability-Containing Sorting Networks. Retrieved from http://arxiv.org/abs/1801.07549.

Item is

Files

show Files
hide Files
:
arXiv:1801.07549.pdf (Preprint), 529KB
Name:
arXiv:1801.07549.pdf
Description:
File downloaded from arXiv at 2018-09-17 09:10
OA-Status:
Visibility:
Public
MIME-Type / Checksum:
application/pdf / [MD5]
Technical Metadata:
Copyright Date:
-
Copyright Info:
-

Locators

show

Creators

show
hide
 Creators:
Bund, Johannes1, Author           
Lenzen, Christoph1, Author           
Medina, Moti2, Author           
Affiliations:
1Algorithms and Complexity, MPI for Informatics, Max Planck Society, ou_24019              
2External Organizations, ou_persistent22              

Content

show
hide
Free keywords: Computer Science, Distributed, Parallel, and Cluster Computing, cs.DC
 Abstract: When setup/hold times of bistable elements are violated, they may become metastable, i.e., enter a transient state that is neither digital 0 nor 1. In general, metastability cannot be avoided, a problem that manifests whenever taking discrete measurements of analog values. Metastability of the output then reflects uncertainty as to whether a measurement should be rounded up or down to the next possible measurement outcome. Surprisingly, Lenzen and Medina (ASYNC 2016) showed that metastability can be contained, i.e., measurement values can be correctly sorted without resolving metastability first. However, both their work and the state of the art by Bund et al. (DATE 2017) leave open whether such a solution can be as small and fast as standard sorting networks. We show that this is indeed possible, by providing a circuit that sorts Gray code inputs (possibly containing a metastable bit) and has asymptotically optimal depth and size. Concretely, for 10-channel sorting networks and 16-bit wide inputs, we improve by 48.46% in delay and by 71.58% in area over Bund et al. Our simulations indicate that straightforward transistor-level optimization is likely to result in performance on par with standard (non-containing) solutions.

Details

show
hide
Language(s): eng - English
 Dates: 2018-01-222018
 Publication Status: Published online
 Pages: 14 p.
 Publishing info: -
 Table of Contents: -
 Rev. Type: -
 Identifiers: arXiv: 1801.07549
URI: http://arxiv.org/abs/1801.07549
BibTex Citekey: Bund_arXiv1801.07549
 Degree: -

Event

show

Legal Case

show

Project information

show

Source

show