English
 
User Manual Privacy Policy Disclaimer Contact us
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT
  Design of a CMOS potentiostat circuit for electrochemical detector arrays.

Ayers, S., Gillis, K. D., Lindau, M., & Minch, B. A. (2007). Design of a CMOS potentiostat circuit for electrochemical detector arrays. IEEE Transactions on Circuits and Systems I-Regular Papers, 54(4), 736-744. doi:10.1109/TCSI.2006.888777.

Item is

Basic

show hide
Item Permalink: http://hdl.handle.net/11858/00-001M-0000-0027-A9FB-1 Version Permalink: http://hdl.handle.net/11858/00-001M-0000-0027-C618-2
Genre: Journal Article

Files

show Files
hide Files
:
2167035.pdf (Publisher version), 987KB
 
File Permalink:
-
Name:
2167035.pdf
Description:
-
Visibility:
Restricted (Max Planck Institute for Biophysical Chemistry (Karl Friedrich Bonhoeffer Institute), MBPC; )
MIME-Type / Checksum:
application/pdf
Technical Metadata:
Copyright Date:
-
Copyright Info:
-
License:
-

Locators

show
hide
Description:
-

Creators

show
hide
 Creators:
Ayers, S. , Author
Gillis , K. D., Author
Lindau, M.1, Author              
Minch , B. A., Author
Affiliations:
1Research Group of Nanoscale Cell Biology, MPI for Biophysical Chemistry, Max Planck Society, ou_1832294              

Content

show
hide
Free keywords: amperometry; biosensor; CMOS potentiostat array; electrochemical detector
 Abstract: High-throughput electrode arrays are required for advancing devices for testing the effect of drugs on cellular function. In this paper, we present design criteria for a potentiostat circuit that is capable of measuring transient amperometric oxidation currents at the surface of an electrode with submillisecond time resolution and picoampere current resolution. The potentiostat is a regulated cascode stage in which a high-gain amplifier maintains the electrode voltage through a negative feedback loop. The potentiostat uses a new shared amplifier structure in which all of the amplifiers in a given row of detectors share a common half circuit permitting us to use fewer transistors per detector. We also present measurements from a test chip that was fabricated in a 0.5-mu m, 5-V CMOS process through MOSIS. Each detector occupied a layout area of 35 mu m x 15 mu m and contained eight transistors and a 50-fF integrating capacitor. The rms current noise at 2-kHz bandwidth is approximate to 110 fA. The maximum charge storage capacity at 2 kHz is 1.26 x 10(6) electrons.

Details

show
hide
Language(s): eng - English
 Dates: 2007-04
 Publication Status: Published in print
 Pages: -
 Publishing info: -
 Table of Contents: -
 Rev. Method: Peer
 Identifiers: DOI: 10.1109/TCSI.2006.888777
 Degree: -

Event

show

Legal Case

show

Project information

show

Source 1

show
hide
Title: IEEE Transactions on Circuits and Systems I-Regular Papers
Source Genre: Journal
 Creator(s):
Affiliations:
Publ. Info: -
Pages: - Volume / Issue: 54 (4) Sequence Number: - Start / End Page: 736 - 744 Identifier: -