English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT
 
 
DownloadE-Mail
  Parallel Logic Operations in Electrically Tunable Two-Dimensional Homojunctions

Chen, Y., Wang, Z., Zou, C., & Parkin, S. S. P. (2024). Parallel Logic Operations in Electrically Tunable Two-Dimensional Homojunctions. Nano Letters, 24(45), 14420-14426. doi:10.1021/acs.nanolett.4c04337.

Item is

Files

show Files
hide Files
:
chen-et-al-2024.pdf (Publisher version), 6MB
Name:
chen-et-al-2024.pdf
Description:
-
OA-Status:
Hybrid
Visibility:
Public
MIME-Type / Checksum:
application/pdf / [MD5]
Technical Metadata:
Copyright Date:
2024
Copyright Info:
The Author(s)

Locators

show
hide
Locator:
https://doi.org/10.1021/acs.nanolett.4c04337 (Publisher version)
Description:
-
OA-Status:
Hybrid

Creators

show
hide
 Creators:
Chen, Yuliang1, Author                 
Wang, Zhong1, Author                 
Zou, Chongwen2, Author
Parkin, Stuart S. P.1, Author                 
Affiliations:
1Nano-Systems from Ions, Spins and Electrons, Max Planck Institute of Microstructure Physics, Max Planck Society, ou_3287476              
2External Organizations, ou_persistent22              

Content

show
hide
Free keywords: -
 Abstract: Two-dimensional materials show great potential for future electronics beyond silicon materials. Here, we report an exotic multiple-port device based on multiple electrically tunable planar p–n homojunctions formed in a two-dimensional (2D) ambipolar semiconductor, tungsten diselenide (WSe2). In this device, we prepare multiple gates consisting of a global gate and several local gates, by which electrostatically induced holes and electrons are simultaneously accumulated in a WSe2 channel, and furthermore, at the boundaries, p–n junctions are formed as directly visualized by Kelvin probe force microscopy. Therefore, in addition to the gate voltages in our device, the drain/source bias can also be used to switch the 2D WSe2 channel on/off due to the rectification effect of the formed p–n junctions. More importantly, when the voltage on the global gate electrode is altered, all p–n junctions are affected, which makes it possible to perform parallel logic operations.

Details

show
hide
Language(s):
 Dates: 2024-10-302024-11-13
 Publication Status: Issued
 Pages: -
 Publishing info: -
 Table of Contents: -
 Rev. Type: -
 Identifiers: DOI: 10.1021/acs.nanolett.4c04337
 Degree: -

Event

show

Legal Case

show

Project information

show

Source 1

show
hide
Title: Nano Letters
  Abbreviation : Nano Lett.
Source Genre: Journal
 Creator(s):
Affiliations:
Publ. Info: Washington, DC : American Chemical Society
Pages: - Volume / Issue: 24 (45) Sequence Number: - Start / End Page: 14420 - 14426 Identifier: ISSN: 1530-6984
CoNE: https://pure.mpg.de/cone/journals/resource/110978984570403