English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT
Add to Basket
  Local TagsRelease HistoryDetailsSummary

Released
Conference Paper

Towards a FPGA-controlled deep phase modulation interferometer

MPS-Authors
/persons/resource/persons104883

Gerberding,  O.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

/persons/resource/persons40460

Heinzel,  G.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

/persons/resource/persons41559

Guzman,  F.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

/persons/resource/persons40483

Nofrarias,  M.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

External Resource
No external resources are shared
Fulltext (restricted access)
There are currently no full texts shared for your IP range.
Fulltext (public)

1411.6910.pdf
(Preprint), 2MB

document-7.pdf
(Publisher version), 3MB

Supplementary Material (public)
There is no public supplementary material available
Citation

Terán, M., Martín, V., Gesa, L. l., Mateos, I., Gibert, F., Karnesis, N., et al. (2015). Towards a FPGA-controlled deep phase modulation interferometer. Journal of Physics: Conference Series, 610: 012042.


Cite as: https://hdl.handle.net/11858/00-001M-0000-0028-DD0F-E
Abstract
Deep phase modulation interferometry was proposed as a method to enhance
homodyne interferometers to work over many fringes. In this scheme, a
sinusoidal phase modulation is applied in one arm while the demodulation takes
place as a post-processing step. In this contribution we report on the
development to implement this scheme in a fiber coupled interferometer
controlled by means of a FPGA, which includes a LEON3 soft-core processor. The
latter acts as a CPU and executes a custom made application to communicate with
a host PC. In contrast to usual FPGA-based designs, this implementation allows
a real-time fine tuning of the parameters involved in the setup, from the
control to the post-processing parameters.