Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance

Függer, Matthias; Kinali, Attila; Lenzen, Christoph; Wiederhake, Ben

doi:10.1109/ASYNC.2018.00025

Item

ITEM ACTIONSEXPORT

Add to Basket

Please note that a newer version of this item is available:
https://pure.mpg.de/pubman/item/item_3012183_6

DetailsSummary

Released

Conference Paper

Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance

MPS-Authors

/persons/resource/persons138536

Kinali, Attila
Algorithms and Complexity, MPI for Informatics, Max Planck Society;

/persons/resource/persons123371

Lenzen, Christoph
Algorithms and Complexity, MPI for Informatics, Max Planck Society;

/persons/resource/persons228416

Wiederhake, Ben
Algorithms and Complexity, MPI for Informatics, Max Planck Society;

External Resource

No external resources are shared

Fulltext (restricted access)

There are currently no full texts shared for your IP range.

Fulltext (public)

There are no public fulltexts stored in PuRe

Supplementary Material (public)

There is no public supplementary material available

Citation

Függer, M., Kinali, A., Lenzen, C., & Wiederhake, B. (2018). Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance. In 24th IEEE International Symposium on Asynchronous Circuits and Systems (pp. 68-77). Piscataway, NJ: IEEE. doi:10.1109/ASYNC.2018.00025.

Cite as: https://hdl.handle.net/21.11116/0000-0002-9FA4-2

Abstract

There is no abstract available