Deutsch
 
Hilfe Datenschutzhinweis Impressum
  DetailsucheBrowse

Datensatz

DATENSATZ AKTIONENEXPORT
Zur Ablage hinzufügen
  Lokale TagsFreigabegeschichteDetailsÜbersicht

Freigegeben
Konferenzbeitrag

Image compression on reconfigurable FPGA for the SO/PHI space instrument

MPG-Autoren
/persons/resource/persons103966

Hirzberger,  Johann
Department Sun and Heliosphere, Max Planck Institute for Solar System Research, Max Planck Society;

/persons/resource/persons104296

Woch,  Joachim
Department Sun and Heliosphere, Max Planck Institute for Solar System Research, Max Planck Society;

/persons/resource/persons104218

Solanki,  Sami K.
Department Sun and Heliosphere, Max Planck Institute for Solar System Research, Max Planck Society;

Externe Ressourcen
Es sind keine externen Ressourcen hinterlegt
Volltexte (beschränkter Zugriff)
Für Ihren IP-Bereich sind aktuell keine Volltexte freigegeben.
Volltexte (frei zugänglich)
Es sind keine frei zugänglichen Volltexte in PuRe verfügbar
Ergänzendes Material (frei zugänglich)
Es sind keine frei zugänglichen Ergänzenden Materialien verfügbar
Zitation

Hernández Expósito, D., Cobos Carrascosa, J. P., Ramos Mas, J. L., Rodríguez Valido, M., Orozco Suárez, D., Hirzberger, J., et al. (2018). Image compression on reconfigurable FPGA for the SO/PHI space instrument. In J. C. Guzman, & J. Ibsen (Eds.), Proceedings Volume 10707, Software and Cyberinfrastructure for Astronomy V. doi:10.1117/12.2312701.


Zitierlink: https://hdl.handle.net/21.11116/0000-0003-C3CB-C
Zusammenfassung
In this paper we present a novel FPGA implementation of the Consultative Committee for Space Data Systems Image Data Compression (CCSDS-IDC 122.0-B-1) for performing image compression aboard the Polarimetric Helioseismic Imager instrument of the ESA’s Solar Orbiter mission. This is a System-On-Chip solution based on a light multicore architecture combined with an efficient ad-hoc Bit Plane Encoder core. This hardware architecture performs an acceleration of ~30 times with respect to a software implementation running into space-qualified processors, like LEON3. The system stands out over other FPGA implementations because of the low resource usage, which does not use any external memory, and of its configurability.