English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT

Released

Conference Paper

Integration of III-V on silicon gain devices at the backside of silicon-on-insulator wafers for photonic fully integrated circuits

MPS-Authors

Mak,  Jason
Nanophotonics, Integration, and Neural Technology, Max Planck Institute of Microstructure Physics, Max Planck Society;

/persons/resource/persons257612

Poon,  Joyce
Nanophotonics, Integration, and Neural Technology, Max Planck Institute of Microstructure Physics, Max Planck Society;

External Resource
Fulltext (public)
There are no public fulltexts stored in PuRe
Supplementary Material (public)
There is no public supplementary material available
Citation

Menezo, S., Thiessen, T., Mak, J., Da Fonseca, J., Ribaud, K., Yon, Z., et al. (2020). Integration of III-V on silicon gain devices at the backside of silicon-on-insulator wafers for photonic fully integrated circuits. In CLEO: Science and Innovations 2020. doi:10.1364/CLEO_SI.2020.SM4J.7.


Cite as: http://hdl.handle.net/21.11116/0000-0008-1D02-6
Abstract
We present a new platform integrating heterogeneous III-V/silicon gain devices at the backside of silicon-on-insulator wafers. The fabrication relies on commercial silicon photonic processes. The performances of lasers and SOAs fabricated accordingly are reported.