Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance

Függer, Matthias; Kinali, Attila; Lenzen, Christoph; Wiederhake, Ben

doi:10.1109/TCAD.2021.3097599

Item

ITEM ACTIONSEXPORT

Add to Basket

Local TagsRelease HistoryDetailsSummary

Released

Journal Article

Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance

MPS-Authors

/persons/resource/persons138536

Kinali, Attila
Algorithms and Complexity, MPI for Informatics, Max Planck Society;

/persons/resource/persons123371

Lenzen, Christoph
Algorithms and Complexity, MPI for Informatics, Max Planck Society;

/persons/resource/persons228416

Wiederhake, Ben
Algorithms and Complexity, MPI for Informatics, Max Planck Society;

External Resource

No external resources are shared

Fulltext (restricted access)

There are currently no full texts shared for your IP range.

Fulltext (public)

Fast_All-Digital_Clock_Frequency_Adaptation_Circuit_for_Voltage_Droop_Tolerance.pdf
(Publisher version), 2MB

Supplementary Material (public)

There is no public supplementary material available

Citation

Függer, M., Kinali, A., Lenzen, C., & Wiederhake, B. (2022). Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41(8), 2518-2531. doi:10.1109/TCAD.2021.3097599.

Cite as: https://hdl.handle.net/21.11116/0000-0009-201C-4

Abstract

There is no abstract available