English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT

Released

Conference Paper

Hardware development of Athena WFI frame processing module

MPS-Authors
/persons/resource/persons4903

Reiffers,  Jonas
High Energy Astrophysics, MPI for Extraterrestrial Physics, Max Planck Society;

/persons/resource/persons200124

Albrecht,  Sebastian
MPI for Extraterrestrial Physics, Max Planck Society;

/persons/resource/persons4859

Haelker,  Olaf
High Energy Astrophysics, MPI for Extraterrestrial Physics, Max Planck Society;

/persons/resource/persons265885

Lederhuber,  Andreas
MPI for Extraterrestrial Physics, Max Planck Society;

/persons/resource/persons4871

Mican,  Benjamin
High Energy Astrophysics, MPI for Extraterrestrial Physics, Max Planck Society;

/persons/resource/persons286984

Veredas,  Francisco Javier
MPI for Extraterrestrial Physics, Max Planck Society;

External Resource
No external resources are shared
Fulltext (restricted access)
There are currently no full texts shared for your IP range.
Fulltext (public)
There are no public fulltexts stored in PuRe
Supplementary Material (public)
There is no public supplementary material available
Citation

Reiffers, J., Albrecht, S., Haelker, O., Lederhuber, A., Mican, B., & Veredas, F. J. (2022). Hardware development of Athena WFI frame processing module. In Space Telescopes and Instrumentation 2022: Ultraviolet to Gamma Ray. doi:10.1117/12.2627846.


Cite as: https://hdl.handle.net/21.11116/0000-000C-9EF4-F
Abstract
The wide field imager (WFI) is one of the two focal plane instruments on-board the Athena x-ray astronomy mission, the second large-class mission of the European Space Agency. Athena is planned to be launched in 2034 and will be stationed in Lagrange point L1, from where it will perform observations in the x-ray spectrum, from 0.2 keV to 15 keV. The frame processing module (FPM) is part of the detector electronics (DE) of the Athena WFI, which has the main task of reading out the WFI detector array, digitizing it, performing real-time frame processing, and event extraction, using offset correction and threshold maps. The high number of 512×512 pixels on each large detector (LD), the fast readout cycle (5 ms) and the complex sequence of digital signals required to read out the WFI detectors present some stringent design requirements on the electronics used in the FPM as well as on the programmable logic implemented in the selected field programmable gate array (FPGA). This paper describes the hardware design of the FPM and the preliminary engineering model that has already been manufactured. Given the criticality of the FPM, this early development model already includes most of the flight-like electronics based on state-of-the-art radiation hard ADCs, FPGAs and SSRAM memories. Specific design challenges are addressed related to the electronic implementation of the FPM, which already fulfils most of the design rules according the ECSS standards.