English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT
 
 
DownloadE-Mail
  Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance

Függer, M., Kinali, A., Lenzen, C., & Wiederhake, B. (2018). Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance. In 24th IEEE International Symposium on Asynchronous Circuits and Systems (pp. 68-77). Piscataway, NJ: IEEE. doi:10.1109/ASYNC.2018.00025.

Item is

Basic

show hide
Genre: Conference Paper

Files

show Files
hide Files
:
FKLW18droop.pdf (Publisher version), 390KB
 
File Permalink:
-
Name:
FKLW18droop.pdf
Description:
-
OA-Status:
Visibility:
Private
MIME-Type / Checksum:
application/pdf
Technical Metadata:
Copyright Date:
-
Copyright Info:
-
License:
-

Locators

show

Creators

show
hide
 Creators:
Függer, Matthias1, Author
Kinali, Attila2, Author           
Lenzen, Christoph2, Author           
Wiederhake, Ben2, Author           
Affiliations:
1External Organizations, ou_persistent22              
2Algorithms and Complexity, MPI for Informatics, Max Planck Society, ou_24019              

Content

show

Details

show
hide
Language(s): eng - English
 Dates: 20182018
 Publication Status: Published online
 Pages: -
 Publishing info: -
 Table of Contents: -
 Rev. Type: -
 Identifiers: BibTex Citekey: Fuegger_ASYNC2018
DOI: 10.1109/ASYNC.2018.00025
 Degree: -

Event

show
hide
Title: 24th IEEE International Symposium on Asynchronous Circuits and Systems
Place of Event: Vienna, Austria
Start-/End Date: 2018-05-13 - 2018-05-16

Legal Case

show

Project information

show

Source 1

show
hide
Title: 24th IEEE International Symposium on Asynchronous Circuits and Systems
  Abbreviation : ASYNC 2018
  Subtitle : Proceedings
Source Genre: Proceedings
 Creator(s):
Affiliations:
Publ. Info: Piscataway, NJ : IEEE
Pages: - Volume / Issue: - Sequence Number: - Start / End Page: 68 - 77 Identifier: ISBN: 978-1-5386-5883-3