Deutsch
 
Hilfe Datenschutzhinweis Impressum
  DetailsucheBrowse

Datensatz

DATENSATZ AKTIONENEXPORT

Freigegeben

Zeitschriftenartikel

Parallel Logic Operations in Electrically Tunable Two-Dimensional Homojunctions

MPG-Autoren
/persons/resource/persons300599

Chen,  Yuliang       
Nano-Systems from Ions, Spins and Electrons, Max Planck Institute of Microstructure Physics, Max Planck Society;

/persons/resource/persons260829

Wang,  Zhong       
Nano-Systems from Ions, Spins and Electrons, Max Planck Institute of Microstructure Physics, Max Planck Society;

/persons/resource/persons245678

Parkin,  Stuart S. P.       
Nano-Systems from Ions, Spins and Electrons, Max Planck Institute of Microstructure Physics, Max Planck Society;

Externe Ressourcen
Volltexte (beschränkter Zugriff)
Für Ihren IP-Bereich sind aktuell keine Volltexte freigegeben.
Volltexte (frei zugänglich)

chen-et-al-2024.pdf
(Verlagsversion), 6MB

Ergänzendes Material (frei zugänglich)
Es sind keine frei zugänglichen Ergänzenden Materialien verfügbar
Zitation

Chen, Y., Wang, Z., Zou, C., & Parkin, S. S. P. (2024). Parallel Logic Operations in Electrically Tunable Two-Dimensional Homojunctions. Nano Letters, 24(45), 14420-14426. doi:10.1021/acs.nanolett.4c04337.


Zitierlink: https://hdl.handle.net/21.11116/0000-0010-2E3C-9
Zusammenfassung
Two-dimensional materials show great potential for future electronics beyond silicon materials. Here, we report an exotic multiple-port device based on multiple electrically tunable planar p–n homojunctions formed in a two-dimensional (2D) ambipolar semiconductor, tungsten diselenide (WSe2). In this device, we prepare multiple gates consisting of a global gate and several local gates, by which electrostatically induced holes and electrons are simultaneously accumulated in a WSe2 channel, and furthermore, at the boundaries, p–n junctions are formed as directly visualized by Kelvin probe force microscopy. Therefore, in addition to the gate voltages in our device, the drain/source bias can also be used to switch the 2D WSe2 channel on/off due to the rectification effect of the formed p–n junctions. More importantly, when the voltage on the global gate electrode is altered, all p–n junctions are affected, which makes it possible to perform parallel logic operations.